


PCB STACK UP 6L Dis. & UMA

SW9 (14") BLOCK DIAGRAM


01

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT




PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
Block Diagram		
Date: Wednesday, December 02, 2009 Sheet 1 of 44		





	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

PAD and HOLE




MINI CARD Hole.




PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number CLOCK & Screw Holes	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 2 of 44		

	DIS	UMA
Ra	NA	0 ohm
Rb	0 ohm	NA
Rc	0 ohm	NA



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)







PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number PROCESSER 3/4(POWER)	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 5 of 44		

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1

For discrete only

CFG0 R59 3.01K/F 4
CFG3 R40 3.01K/F 4
CFG4 R45 3.01K/F 4
CFG7 R52 3.01K/F 4


CFG[1:0] - PCI_Epress Configuration Select
* 11= 1 x 16 PEG
* 10= 2 x 8 PEG

PROJECT : SW9
Quanta Computer Inc.

Size Custom Document Number
PROCESSOR 4/4(GND)

Date: Wednesday, December 02, 2009 Sheet 6 of 44


IBEX PEAK-M (LVDS,DDI)




1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k) to +V3.3.




PROJECT : SW9
Quanta Computer Inc.





IBEX PEAK-M (GND)




IBEX PEAK-M (PCI-E, SMBUS, CLK)




For Switchable only





Discrete Only



IBEX PEAK-M (DMI,FDI,GPIO)






System Power Management



PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number PCH 3/5(PCI,ONFI,USB,DMI)	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 9 of 44		




IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

<http://hobi-elektronika.net>

IBEX PEAK-M (GND)






10





Board ID	ID0	ID1	ID2	ID3	ID4	ID5	ID6
LG/CB	0=LG 1=CB						
UMA/Dis.		0=UMA 1=Dis.					
15.6" / 14"			0=QL4/TW9 1=QL2/SW9				
MDC				0=YES 1=NO			

Board ID	ID6	ID5	ID4	ID3	ID2	ID1	ID0
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (0)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RU0 (1)


BOARD ID SETTING



PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI







No Reboot Strap




PROJECT : SW9
Quanta Computer Inc.


Size	Document Number	Rev
Custom	PCH 4/5 (GPIO & Strap)	1A
Date:	Wednesday, December 02, 2009 Sheet	10of 44









power up sequence




NB9M: VGACORE +0.90V (Normal) , +1.09V
NVVDD Maximum Settling Time




PEX_RST timing



For Switchable only




VGA Thermal Circuit ==> Del 6/16









PROJECT : SW9
Quanta Computer Inc.

Size	Document Number	Rev
Custom	N10M-GE (PCIE V/F) 1/5	1A

Date: Wednesday, December 02, 2009 Sheet 14 of 44








SPREAD SPECTRUM == >Del 6/16



PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number N10M-GE (DISPLAY) 3/5	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 16 of 44		



CRTP	PCI_DEVID:	STRAP2
N11P-GE1	0x0A29	1001 PU 10K
N11M-GE1	0x0A75	1010 PD 30K


Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1%(0402)] Default: Hynix VRAM
10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]
30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1%(0402)]
35.7K/F 4: CS33572FB13 [RES CHIP 35.7K 1/16W +1%(0402)]
45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1000
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0001
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111

VRAM Configuration Table


RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Reserved		
0001	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Reserved		
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix	IDGH1G-04A1F1C-16X	PD 10K
0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung	H5TQ1G63BFR-12C	PD 15K
0101		Reserved		
0110		Reserved		
XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Hynix	H5TQ1G63AFR-14C	PD 20K
XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Samsung	K4W1G1646E-EC12	



GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVD VID0
6	OUT	N/A	NVVD VID1
7	OUT	N/A	NVVD VID2 ^{11/13}
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL ^{11/13}
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

HDPC ROM




DHCP ROM	
HDPC_SCL	Low: Crypto ROM Hi: I2C ROM





PROJECT : SW9
Quanta Computer Inc.



Size	Document Number	Rev
Custom	N10M-GE (GPIO&STRAPS) 4/5	1A
Date: Wednesday, December 02, 2009 Sheet 17 of 44		



- 




USB CONNECTOR



- 1. NBSWON1#
- 2. GND
- 3. GND
- 4. LID_EC#
- 5. +3V
- 6. +3VPCU

TO M/B CON.




PV Change CN2 footprint 88501-2001-24p-I-nb5






[2,3,7,8,9,10,11,12,13,19,20,22,23,24,25,26,27,28,29,30,34,37,39] +3VPCU +3V

PROJECT : SW9
Quanta Computer Inc.



Size Custom	Document Number RTS5159 &CR SOCKET	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 21 of 44		



- [7] ACZ_SDOUT_AUDIO
- [7] BIT_CLK_AUDIO
- [7] ACZ_SDI0
- [7] ACZ_SYNC_AUDIO
- [7] ACZ_RST#_AUDIO
- [19] DIGITAL_D1
- [19] DIGITAL_CLK




To Internal Speakers




TO Audio Jack MIC

TO AUDIO/B CON.




AUDIO CONNECTOR

10/07






Change HP-PLG link

AUDIO JACKS CHANGE TO NORMAL OPEN




Mic close to front side




PROJECT : SW9
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Azalia ALC272/BT CONN	1A
Date:	Wednesday, December 02, 2009	Sheet 22 of 44


Clock Resource
For AR8131/M Input 25MHz: Remove Ra
For AR8131/M Input 48MHz: Stuff Ra




Transformer for 10/100/1000



Lan Connector





PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number AR8131(M)/RJ45	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 24 of 44		

Close to connector.

[7] SATA_TXP → C395 0.01U/16V 4 SATA_TXP1_C 2

[7] SATA_TXN → C393 0.01U/16V 4 SATA_TXN1_C 3

[7] SATA_RXN1_C → C390 0.01U/16V 4 SATA_RXN1_5 14

[7] SATA_RXP1_C → C386 0.01U/16V 4 SATA_RXP1_6 15

R281 1K/F 4

+5V → 8

10

11

4

GND1

GND2

7

GND3

12

GND

13

CN24

S1

TXN

A

RXN

RXP

DP

+5V

S7

P1

MD

17

GND1

GND2


GND3

GND

P6

SATA ODD

SATA-48325-1103-13P-R-H-QT6



ATA_1 CONNECTOR

The diagram illustrates the electrical connections for the ATA_1 connector. It features a 'Main HDD' block with pins 1 through 19. Pin 1 is GND1, pin 2 is TXP, pin 3 is TXN, pin 4 is GND2, pin 5 is RXP, pin 6 is RXP, pin 7 is GND3, pin 8 is 3.3V, pin 9 is 3.3V, pin 10 is GND, pin 11 is GND, pin 12 is 5V, pin 13 is 5V, pin 14 is GND, pin 15 is 5V, pin 16 is GND, pin 17 is RST, pin 18 is 12V, and pin 19 is 12V. The connector is labeled 'CN17 C11806-12204-L' with a 'DC Current rating: 0.5 A'.


Power connections are shown as follows:

- +5V:** 2 A (3 Pin) connected to pins 18 and 19.
- +3V:** 2 A (3 Pin) connected to pins 8 and 9.
- HDD_VDD:** Connected to pin 17.
- +3V_HDD1:** Connected to pins 12 and 13.

SATA connections are shown on the right side of the diagram:

- SATA_TXP0 C499** and **SATA_TXN0 C508** are connected to the **[01U/16V 4]** signal lines.
- SATA_RXN0 C512** and **SATA_RXP0 C517** are connected to the **[01U/16V 4]** signal lines.
- The signal lines are labeled **SATA_TXP0 [7]** and **SATA_TXN0 [7]** for the top pair, and **SATA_RXN0 [7]** and **SATA_RXP0 [7]** for the bottom pair.

A note indicates: **Close to connector.**



25 mils

+5VUSO L12 0.6S +5V_TP C217 1U/10V_4

+3V C230 1U/10V_4

TPCLK TPCLK L14 BK1608HS470 TPCLK-1

TPDATA TPDATA L13 BK1608HS470 TPDATA-1

TP_LED0# TP_LED0# C302 10P/50V_4 TP_LED#

TP_LED1# TP_LED1# C301 10P/50V_4 TP_LED1#

TP L TP R

1 2 3 4 5 6 7 8 9 10 11 12

CN10 TOUCH PAD CONNECTOR

[10] BT_OFF#

C21
390P/50V_4

+3V

24mil

[9] USBP12+
[9] USBP12-


[23,27,28] BLUELED

C14
10V/4

C13
1000P/50V_4

CN3





BLUE TOOTH CONN
87213-0600-6P-L




PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number ODD/HDD/NEW CARD/TP	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 25 of 44		


KEYBOARD CON.




CPU FAN







E-SATA/USB COMBO




Capacity board Con.







512K byte SPI ROM for EC	SPI ROM Socket
MXIC: AKE3KZP0001	DG0080000031



ID	Ra	Rb
120W	10K	N/A
65W/90W	N/A	10K




PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number KB3926/ROM/TP	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 27 of 44		


Mini PCI-E Card 1

WLAN



Mini PCI-E Card 2

Robson



[37] +1.5V
[2,3,7,8,9,10,11,12,13,19,20,21,22,23,24,25,26,27,29,30,34,37,39] +3V
[7,19,21,23,26,27,31,32,33,35,37,38,39] +3VPCU
[11,19,20,22,23,25,26,30,37] +5V



PROJECT : SW9
Quanta Computer Inc.



Size	Document Number	Rev
Custom	MINI PCI-E CONN X2	1A
Date: Wednesday, December 02, 2009	Sheet	28of 44

DEL Switch IC

DEL Switch IC

SEL	FUNCTION
LOW	DGPU
HIGH	IGPU





SELx	Ay
LOW	B1
HIGH	B2



PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number LVDS / CRT Switch	Rev 1A
Date: Wednesday, December 02, 2009	Sheet 29 of 44	

DGPU_HDMI





OC SETTING

S2 S1 S0 = 1 : 1 : 1 500mV 0dB Default
 S2 S1 S0 = 1 : 1 : 0 750mV 0dB
 S2 S1 S0 = 1 : 0 : 1 1000mV 0dB
 S2 S1 S0 = 1 : 0 : 0 600mV 0dB
 S2 S1 S0 = 0 : 1 : 1 500mV 0dB
 S2 S1 S0 = 0 : 1 : 0 500mV 1.5dB
 S2 S1 S0 = 0 : 0 : 1 500mV 3.5dB
 S2 S1 S0 = 0 : 0 : 0 500mV 6dB

OE#	SEL2	SEL1	Ay
0	X	1	A
0	1	0	B

EQ SETTING





S1 S0 = 1 : 1 3dB Default
 S1 S0 = 1 : 0 8dB
 S1 S0 = 0 : 1 3dB
 S1 S0 = 0 : 0 15dB





Mount R629 / R632 for UMA only


SEL	FUNCTION
LOW	DGPU
HIGH	IGPU

HDMI PORT












PROJECT : SW9
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH +1.05V (RT8204)	1A
Date: Wednesday, December 02, 2009 Sheet 33 of 44		





Date: Wednesday, December 02, 2009 Sheet 36 of 44




PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number DISCHARGE/3VS5/5VS5/LAN	Rev 1A
Date: Wednesday, December 02, 2003 Sheet 37 of 44		



Size Custom	Document Number Charger (ISL6251)	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 38 of 44		




For Discrete or switchable Only



Change PC119 to 0.01u/25v as Discrete power sequence


For Discrete or switchable Only

+1.8 Volt +/- 0.1V
Countinue current:0.3A
Peak current:1A



For Switchable Only
Mount U23 ---> BIOS
Mount R592 ---> EC

For Discrete Only





- For Hybrid DGPU Power Rails Sequence**
1. +3V_GFX, +1.05V_GFX
 2. +VGA_CORE -> DGPU_PG
 3. 1.5V_GFX, +1.8V_GFX



PROJECT : SW9
Quanta Computer Inc.



Size	Document Number	Rev
A3	Switchable Power	1A
Date: Wednesday, December 02, 2009 Sheet 39 of 44		

Power up sequence



PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number Power up sequence	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 40 of 44		



Switchable GPIOs	Descriptions
PCH_GPIO52	DGPU_SELECT#
PCH_GPIO61	DGPU_HOLD_RST#
PCH_GPIO50	DGPU_PWR_EN#
PCH_GPIO64	DGPU_PWR_OK
PCH_GPIO54	EDID_ELECT#
PCH_GPIO51	DGPU_PRSENT#
PCH_GPIO53	PWM_SELECT#

